Regviz

Texas Instruments /MSP432P401Y /SystemControlSpace /FPCCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FPCCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Texas Instruments/MSP432P401Y/SystemControlSpace/FPCCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LSPACT)LSPACT 0 (USER)USER 0 (THREAD)THREAD 0 (HFRDY)HFRDY 0 (MMRDY)MMRDY 0 (BFRDY)BFRDY 0 (MONRDY)MONRDY 0 (LSPEN)LSPEN 0 (ASPEN)ASPEN

Description

Floating Point Context Control Register

Fields

LSPACT

Indicates whether Lazy preservation of the FP state is active.
USER

Indicates the privilege level of the software executing was User (Unpriviledged) when the processor allocated the FP stack frame.
THREAD

Indicates the processor mode was Thread when it allocated the FP stack frame.
HFRDY

Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending.
MMRDY

Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending.
BFRDY

Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending.
MONRDY

Indicates whether the the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending.
LSPEN

Lazy State Preservation ENable. When the processor performs a context save, space on the stack is reserved for the floating point state but it is not stacked until the new context performs a floating point operation.
ASPEN

Automatic State Preservation ENable. When this bit is set is will cause bit [2] of the Special CONTROL register to be set (FPCA) on execution of a floating point instruction which results in the floating point state automatically being preserved on exception entry.

Links

()

Register License

Copyright © 2012-2018 Texas Instruments Incorporated - http://www.ti.com/

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data